
March 2002



Features


- AS7C4096 (5V version)
- AS7C34096 (3.3V version)
- Industrial and commercial temperature
- Organization: 524,288 words \times 8 bits
- Center power and ground pins
- High speed
 - 10/12/15/20 ns address access time
- 5/6/7/8 ns output enable access time
- Low power consumption: ACTIVE
 - 1375 mW (AS7C4096) / max @ 12 ns
 - 468 mW (AS7C34096) / max @ 12 ns


Logic block diagram



- Low power consumption: STANDBY
 - 110 mW (AS7C4096) / max CMOS
 - 72 mW (AS7C34096) / max CMOS
- Equal access and cycle times
- Easy memory expansion with \overline{CE} , \overline{OE} inputs
- TTL-compatible, three-state I/O
- JEDEC standard packages
- 400 mil 36-pin SOJ
- 44-pin TSOP 2
- ESD protection \geq 2000 volts
- Latch-up current $\geq 200 \text{ mA}$

Pin arrangements





48-pin BGA Package

	1	2	3	4	5	6
A	A ₀	A ₁	NC	A ₃	A ₆	A ₈
B	I/O ₅	A ₂	WE	A ₄	A ₇	I/0 ₁
C	I/O ₆	NC	NC	A ₅	NC	I/O ₂
D	V _{SS}	NC	NC	NC	NC	V _{CC}
E	V _{CC}	NC	NC	NC	NC	V _{SS}
F	I/0 ₇	NC	A ₁₈	A ₁₇	NC	I/O ₃
G	I/0 ₈	OE	CE	A ₁₆	A ₁₅	I/0 ₄
Η	A ₉	A ₁₀	A ₁₁	A ₁₂	A ₁₃	A ₁₄

Selection guide

		-10	-12	-15	-20	Unit
Maximum address access time	10	12	15	20	ns	
Maximum outputenable access time	5	6	7	9	ns	
Maximum operating current	AS7C4096	-	250	220	180	mA
	AS7C34096	160	130	110	100	mA
Maximum CMOS standby current	AS7C4096	-	20	20	20	mA
Maximum CMOS standby current	AS7C34096	20	20	20	20	mA

Alliance Semiconductor

P. 1 of 10

Functional description

The AS7C4096 and AS7C34096 are high-performance CMOS 4,194,304-bit Static Random Access Memory (SRAM) devices organized as 524,288 words \times 8 bits. They are designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 10/12/15/20 ns with output enable access times (t_{OE}) of 5/6/7/8 ns are ideal for high-performance applications. The chip enable input \overline{CE} permits easy memory expansion with multiple-bank memory systems.

When \overline{CE} is high the device enters standby mode. The AS7C4096 is guaranteed not to exceed 110 mW power consumption in CMOS standby mode.

A write cycle is accomplished by asserting write enable (WE) and chip enable (CE). Data on the input pins I/O1–I/O8 is written on the rising edge of WE (write cycle 1) or CE (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (WE).

A read cycle is accomplished by asserting output enable (\overline{OE}) and chip enable (\overline{CE}), with write enable (\overline{WE}) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single supply voltage. Both devices are available in the industry standard 400-mil 36-pin SOJ and 44-pin TSOP 2 packages.

Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V _{CC} relative to GND	AS7C4096	V _{t1}	-1	+7.0	V
voltage on ver relative to divid	AS7C34096	V _{t1}	-0.5	+5.0	V
Voltage on any pin relative to GND		V _{t2}	-0.5	V _{CC} +0.5	V
Power dissipation		P _D	-	1.0	W
Storage temperature (plastic)		T _{stg}	-65	+150	°C
Temperature with V _{CC} applied		T _{bias}	-55	+125	°C
DC current unto output (low)		I _{OUT}	-	20	mA

NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE	WE	OE	Data	Mode
Н	Х	Х	High Z	Standby (I _{SB} , I _{SB1})
L	Н	Н	High Z	Output disable (I _{CC})
L	Н	L	D _{OUT}	Read (I _{CC})
L	L	Х	D_{IN}	Write (I _{CC})

Key: X = Don't care, L = Low, H = High



Recommended operating condition

Parameter		Device	J J J J		Nominal	Max	Unit
Supply voltage		AS7C4096	V _{CC} (12/15/20)	4.5	5.0	5.5	V
		AS7C34096	V _{CC} (10)	3.15	3.30	3.6	V
		AS7C34096	V _{CC} (12/15/20)	3.0	3.3	3.6	V
		AS7C4096	V _{IH}	2.2	_	$V_{\rm CC} + 0.5$	V
Input voltage		AS7C34096	V _{IH}	2.0	_	$V_{\rm CC} + 0.5$	V
			V _{IL}	-0.5^{1}	-	0.8	V
Ambient operating	commercial		T _A	0	_	70	°C
temperature	industrial		T _A	-40	-	85	°C

1 V_{IL} min = -3.0V for pulse width less than t_{RC}/2.

DC operating characteristics (over the operating range)¹

				-	10	-1	l 2	-1	15	-2	20	
Parameter	Symbol	Test conditions	Device	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	$ I_{LI} $	$V_{CC} = Max$, $V_{IN} = GND$ to V_{CC}		-	1	-	1	Ι	1	-	1	μA
Output leakage current	I _{LO}	$V_{CC} = Max, \overline{CE} = V_{IH}$ $V_{OUT} = GND \text{ to } V_{CC}$		_	1	_	1	_	1	_	1	μΑ
Operating		$V_{CC} = Max, \overline{CE} < V_{IL}$	AS7C4096	_	-	-	250	-	220	-	180	mA
power supply current	I _{CC}	$f = f_{Max}, I_{OUT} = 0mA$	AS7C34096	-	160	-	130	_	110	-	100	
	I	$V_{CC} = Max, \overline{CE} = V_{IH}$	AS7C4096	-	-	-	60	-	60	-	60	mA
Standby	I _{SB}	$f = f_{Max}$, $I_{OUT} = 0mA$	AS7C34096	-	60	-	60	-	60	_	60	IIIA
power supply		$V_{CC} = Max$,	AS7C4096	-	-	-	20	-	20	_	20	
current	I _{SB1}		AS7C34096	-	20	-	20	-	20	-	20	mA
Output	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = Min$		_	0.4	-	0.4	-	0.4	-	0.4	V
voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$		2.4	-	2.4	-	2.4	_	2.4	-	V

Capacitance (f = 1MHz, $T_a = 25^{\circ}$ C, $V_{CC} = \text{NOMINAL})^2$

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, <u>CE</u> , <u>WE</u> , <u>OE</u>	$V_{IN} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/0	$V_{IN} = V_{OUT} = 0V$	7	pF

AS7C4096 AS7C34096

		-1	10	-1	12	-1	15	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	10	_	12	_	15	_	20	_	ns	
Address access time	t _{AA}	-	10	-	12	-	15	-	20	ns	3
Chip enable (CE) access time	t _{ACE}	-	10	-	12	-	15	-	20	ns	3
Output enable (OE) access time	t _{OE}	-	5	-	6	-	7	-	8	ns	
Output hold from address change	t _{OH}	3	-	3	-	3	_	3	_	ns	5
CE Low to output in low Z	t _{CLZ}	3	-	3	-	0	-	0	-	ns	4, 5
CE High to output in high Z	t _{CHZ}	-	5	-	6	-	7	-	9	ns	4, 5
OE Low to output in low Z	t _{OLZ}	0	-	0	-	0	_	0	_	ns	4, 5
OE High to output in high Z	t _{OHZ}	-	5	-	6	-	7	-	9	ns	4, 5
Power up time	t _{PU}	0	-	0	-	0	_	0	_	ns	4, 5
Power down time	t _{PD}	-	10	_	12	-	15	_	20	ns	4, 5

R

Read cycle (over the operating range)^{3,9}


Key to switching waveforms

Rising input


Falling input

Undefined/don't care

Read waveform 1 (address controlled)^{3,6,7,9}



Read waveform 2 (CE, OE controlled)^{3,6,8,9}




AS7C4096 AS7C34096

-10 -12 -15 -20 **Parameter** Symbol Min Max Min Max Min Max Min Max Unit Notes Write cycle time 12 10 15 20 t_{WC} _ _ _ _ ns Chip enable (\overline{CE}) to write end 8 10 12 7 ns _ t_{CW} _ _ _ Address setup to write end 7 8 10 12 t_{AW} _ _ _ _ ns Address setup time 0 0 0 0 t_{AS} _ _ _ _ ns Write pulse width ($\overline{OE} = high$) 7 8 10 12 t_{WP1} _ _ _ _ ns Write pulse width ($\overline{OE} = low$ 20 10 12 15 ns _ t_{WP2} _ _ _ Address hold from end of write 0 0 0 0 t_{AH} _ _ _ ns _ 0 Write recovery time 0 0 0 _ _ ns t_{WR} _ _ Data valid to write end 5 6 7 9 _ ns t_{DW} _ _ _ 0 Data hold time 0 -0 0 _ ns 4, 5 t_{DH} _ _ Write enable to output in high Z 0 0 0 7 0 9 4, 5 5 6 ns t_{WZ} Output active from write end 3 3 3 3 4, 5 _ _ _ _ ns t_{OW}


R

Write cycle (over the operating range)¹¹

Write waveform 1 (WE controlled)^{10,11}



Write waveform 2 (CE controlled)^{10,11}



Thevenin equivalent: 168Ω

~~~


+1.728V

 $D_{OUT}$  -



### **AC test conditions**

- Output load: see Figure B or Figure C.
- Input pulse level: GND to 3.0V. See Figures A, B, and C.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




### Notes


- During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CE}$  is required to meet  $I_{SB}$  specification. 1
- This parameter is sampled, but not 100% tested. 2
- 3 For test conditions, see AC Test Conditions.
- 4  $t_{CLZ}$  and  $t_{CHZ}$  are specified with  $C_L = 5pF$  as in Figure C. Transition is measured  $\pm 500$  mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- 6 WE is HIGH for read cycle.
- 7  $\overline{CE}$  and  $\overline{OE}$  are LOW for read cycle.
- 8 Address valid prior to or coincident with  $\overline{CE}$  transition Low.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CE or WE must be HIGH during address transitions. Either CE or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 Not applicable.
- 13 C = 30pF, except at high Z and low Z parameters, where C = 5pF.




### Typical DC and AC characteristics <sup>12</sup>



### **Package dimensions**




|                       | 44-pin TSOP 2  |           |  |  |  |  |  |
|-----------------------|----------------|-----------|--|--|--|--|--|
|                       | Min(mm)        | Max(mm)   |  |  |  |  |  |
| A                     |                | 1.2       |  |  |  |  |  |
| <b>A</b> <sub>1</sub> | 0.05           | 0.15      |  |  |  |  |  |
| A <sub>2</sub>        | 0.95           | 1.05      |  |  |  |  |  |
| b                     | 0.30           | 0.45      |  |  |  |  |  |
| С                     | 0.15           | (typical) |  |  |  |  |  |
| d                     | 18.28          | 18.54     |  |  |  |  |  |
| <b>E</b> <sub>1</sub> | 10.03          | 10.16     |  |  |  |  |  |
| E                     | 11.56          | 11.96     |  |  |  |  |  |
| e                     | 0.80 (typical) |           |  |  |  |  |  |
| L                     | 0.40 0.60      |           |  |  |  |  |  |



|                | 36-pin      | 36-pin SOJ 400 |  |  |  |  |  |  |
|----------------|-------------|----------------|--|--|--|--|--|--|
|                | Min(mils)   | Max(mils)      |  |  |  |  |  |  |
| A              | .128        | 0.148          |  |  |  |  |  |  |
| A <sub>1</sub> | 0.027       | _              |  |  |  |  |  |  |
| A <sub>2</sub> | 0.102       | NOM            |  |  |  |  |  |  |
| b              | 0.015       | 0.020          |  |  |  |  |  |  |
| b <sub>1</sub> | 0.026       | 0.032          |  |  |  |  |  |  |
| С              | 0.007       | 0.013          |  |  |  |  |  |  |
| D              | .920        | .930           |  |  |  |  |  |  |
| e              | 0.045       | 0.055          |  |  |  |  |  |  |
| E              | 0.400       | NOM            |  |  |  |  |  |  |
| E              | 0.435 0.445 |                |  |  |  |  |  |  |




48-ball FBGA





- 1. Bump counts: 48 (8 row  $\times$  6 column).
- 2. Pitch:  $(x,y) = 0.75 \text{ mm} \times 0.75 \text{ mm}$  (typ).
- 3. Units: millimeters.
- 4. All tolerance are  $\pm 0.050$  unless otherwise specified.
- 5. Typ: typical.
- 6. Y is coplanarity: 0.08 (max).



| 48-ball FBGA |         |         |         |  |  |  |  |  |
|--------------|---------|---------|---------|--|--|--|--|--|
|              | Minimum | Typical | Maximum |  |  |  |  |  |
| Α            | _       | 0.75    | -       |  |  |  |  |  |
| B            | 6.90    | 7.00    | 7.10    |  |  |  |  |  |
| <b>B1</b>    | _       | 3.75    | -       |  |  |  |  |  |
| С            | 10.90   | 11.00   | 11.10   |  |  |  |  |  |
| <b>C1</b>    | _       | 5.25    | -       |  |  |  |  |  |
| D            | 0.30    | 0.35    | 0.40    |  |  |  |  |  |
| E            | _       | _       | 1.20    |  |  |  |  |  |
| <b>E1</b>    | _       | 0.68    | -       |  |  |  |  |  |
| <b>E2</b>    | 0.22    | 0.25    | 0.27    |  |  |  |  |  |
| Y            | _       | _       | 0.08    |  |  |  |  |  |

### **Ordering codes**

| Package | Version         | 10 ns          | 12 ns          | 15 ns          | <b>20 ns</b>   |
|---------|-----------------|----------------|----------------|----------------|----------------|
|         | 5V commercial   | NA             | AS7C4096-12JC  | AS7C4096-15JC  | AS7C4096-20JC  |
| SOJ     | 5V industrial   | NA             | AS7C4096-12JI  | AS7C4096-15JI  | AS7C4096-20JI  |
| 201     | 3.3V commercial | AS7C34096-10JC | AS7C34096-12JC | AS7C34096-15JC | AS7C34096-20JC |
|         | 3.3V industrial | NA             | AS7C34096-12JI | AS7C34096-15JI | AS7C34096-20JI |
|         | 5V commercial   | NA             | AS7C4096-12TC  | AS7C4096-15TC  | AS7C4096-20TC  |
| TSOP 2  | 5V industrial   | NA             | AS7C4096-12TI  | AS7C4096-15TI  | AS7C4096-20TI  |
| 1501 2  | 3.3V commercial | AS7C34096-10TC | AS7C34096-12TC | AS7C34096-15TC | AS7C34096-20TC |
|         | 3.3V industrial | NA             | AS7C34096-12TI | AS7C34096-15TI | AS7C34096-20TI |
|         | 5V commercial   | NA             | AS7C4096-12BC  | AS7C4096-15BC  | AS7C4096-20BC  |
| BGA     | 5V industrial   | NA             | AS7C4096-12BI  | AS7C4096-15BI  | AS7C4096-20BI  |
| DGA     | 3.3V commercial | AS7C34096-10BC | AS7C34096-12BC | AS7C34096-15BC | AS7C34096-20BC |
|         | 3.3V industrial | NA             | AS7C34096-12BI | AS7C34096-15BI | AS7C34096-20BI |

### Part numbering system

| AS7C           | X                                          | 4096             | - <b>XX</b> | J, T, or B                                                          | X                                                                                 |
|----------------|--------------------------------------------|------------------|-------------|---------------------------------------------------------------------|-----------------------------------------------------------------------------------|
| SRAM<br>prefix | Voltage:<br>Blank: 5V CMOS<br>3: 3.3V CMOS | Device<br>number | Access time | Packages:<br>J: SOJ 400 mil<br>T: TSOP 2<br>B: 48-ball FBGA 7x11 mm | Temperature ranges:<br>C: Commercial, 0°C to 70°C<br>I: Industrial, –40°C to 85°C |

#### 5/23/02; v.1.8

**Alliance Semiconductor** 

P. 10 of 10

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein and/or use of Alliance Products including liability or warranties related to the sale and/or use of Alliance to ducts including liability or warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or or alliance is remained or fallence and/or use of any patent rights or particular purpose, merchantability or infringement of any systems where a malfunction or faller expensibility for all responding systems where a malfunction or faller expensibility trademarks, or any other intellectual property rights of Alliance or but in partical is any experts in the solucits in such life-supporting systems where a malfunction or faller expensionally be expected to result in significant injury